ABB 57520001-ER DSTC 190 processor card

Data Parallel Primitives over 16 lanes. This is a second dword which can follow VOP1, VOP2 or VOPC instructions (in place of a literal constant) to control selection of data from other lanes.Data Parallel Primitives over 8 lanes. This is a second dword which can follow VOP1, VOP2 or VOPC instructions (in place of a literal constant) to control selection of data from other lanes.Vector Parameter Interpolation. These opcodes perform parameter interpolation using vertex data in pixel shaders.There are two memory buffer instruction formats: MTBUF typed buffer access (data type is defined by the instruction) MUBUF untyped buffer access (data type is defined by the buffer / resource-constant)

Memory Image Instructions

 Memory Image instructions (MIMG format) can be betwen 2 and 5 dwords. There are two variations of the instruction: • Normal, where the address VGPRs are specified in the "ADDR" field, and are a contiguous set of VGPRs. This is a 2-dword instruction. • Non-Sequential-Address (NSA), where each address VGPR is specified individually and the address VGPRs can be scattered. This version uses 1-3 extra dwords to specify the individual address VGPRs.Address of VGPR to supply first component of address (offset or index). When both index and offset are used, index is in the first VGPR and offset in the second.Address components are 16-bits (instead of the usual 32 bits). When set, all address components are 16 bits (packed into 2 per dword)

Flat Formats

 Flat memory instruction come in three versions: FLAT:: memory address (per work-item) may be in global memory, scratch (private) memory or shared memory (LDS) GLOBAL:: same as FLAT, but assumes all memory addresses are global memory. SCRATCH:: same as FLAT, but assumes all memory addresses are scratch (private) memory. The microcode format is identical for each, and only the value of the SEG (segment) field differs.Scalar SGPR which provides an address of offset (unsigned). Set this field to NULL or 0x7f to disable use. Meaning of this field is different for Scratch and Global: FLAT: Unused Scratch: use an SGPR for the address instead of a VGPR Global: use the SGPR to provide a base address and the VGPR provides a 32- bit byte offset.

Our superior products

ABB -- AC 800M controller, Bailey, PM866 controller, IGCT silicon controlled 5SHY 3BHB01 3BHEO0 3HNA00 DSOC series

BENTLY --- 3500 system/proximitor, front and rear cards, sensors, power modules, probes, cables

Emerson -- modbus card, power panel, controller, power supply, base, power module, switch

EPRO --- Data acquisition module, probe, speed sensor, vibration sensor, shaft vibration transmitter, proximitor

FOXBORO - thermal resistance input/output module, power module, communication module, cable, controller, switch

GE --- module, air switch, I/O module, display, CPU module, power module, converter, CPU board, Ethernet module, integrated protection device, power module, gas turbine card

HIMA --- DI module, processor module, AI card, pulse encoder

Honeywell --- Secure digital output card, program module, analog input card, CPU module, FIM card

MOOG - servo valve, controller, module, power module

NI --- Information acquisition card, PXI module, card, chassis multi-channel control card

WESTINGHOUSE --- RTD thermal resistance input module, AI/AO/DI/DO module, power module, control module, base module

Woodward - Regulator, module, controller, governor

YOKOGAWA - Servo module, control cabinet node unit