GE IS215UCVDH5AA Channel input card

ADF0 adjustable low pass filter to become AnalogIn. 4. Bypass the VelLmtHi, VelLmtLo clamp. 5. Velocity error variable VelErr is set equal to VelCmdA. 6. The anti-resonance second order velocity loop compensation block controlled by ARF0, ARF1, ARZ0, and ARZ1 to become FVelErr. 7. The proportional and integral velocity loop compensation block controlled by KVP and KVI, respectively.

Through IlmtPlus and IlmtMinus current 

clamp to become ICmd (motor torque current). Although this looks like a large amount of processing, the options allow tailoring the response to fit a particular application. Typically, most signal blocks are set to directly pass the signal so ICmd = CMDGain*(AnalogIn) as directly as possible. The set of parameters below accomplish this: ADF0 = 100,000 Hz to bypass, 1000 Hz by auto set up

Brand display

 ABB、GE/FUANC、FOXBORO、TRICONEX 、BENTLY、A-B、EMERSON 、MOTOROLA、XYVOM、HONEYWELL 、REXROTH、KUKA、NI、DEIF、Yokogawa、WOODWARD、Reliance Electric、SCHNEIDER 、MOOG、PROSOFT、KOLLMORGEN、ICS TRIPLEX、HIMA

This article from the temporal Ming sheng automation equipment co., LTD., reproduced please attach this link: http://www.stockdcs.com/